Abstract-The device and circuit performance of a 20-nm gate length InGaAs and Ge hybrid CMOS based on an implant free quantum well (QW) device architecture is studied using a multiscale approach combining ensemble Monte Carlo simulation, drift-diffusion simulation, compact modeling, and TCAD mixed-mode circuit simulation. We have found that the QW and doped substrate, used in the hybrid CMOS, help to reduce shortchannel effects by enhancing carrier confinement. The QW also reduces the destructive impact of a low density of states in III-V materials. In addition, the calculated access resistance is found to be a much lower than in Si counterparts thanks to a heavily doped overgrowth source/drain contact. We predict an overall low gate capacitance and a large drive current when compared with Si-CMOS that leads to a significant reduction in a circuit propagation time delay (∼5.5 ps).
I. INTRODUCTION
A LTERNATIVE channel materials to improve CMOS performance is a rapidly growing area of research [1] , [2] . III-V and Ge-based CMOS offers attractive possibilities for a high performance and a low power circuit implementation [3] . In addition, this device can be manufactured onto the existing Si substrate technology, allowing cointegration with conventional Si-CMOS. A high electron mobility and a low effective mass in III-V materials result in a very high injection velocity and a low backscattering promising a high device performance and a large switching speed at a low supply voltage [4] , [5] . On the other hand, the investigation of Ge as an alternative channel material and a potential technology booster has experienced a revived impetus, especially for p-channel MOSFETs [6] , [7] , where a higher carrier mobility and drive current compared to conventional Si devices have already been successfully demonstrated [8] .
The high mobility and the high injection velocity of III-V and Ge materials require transistor architectures, which can be readily incorporated into Si CMOS technology while simultaneously neutralizing some of detrimental effects of low density of states (DoS) [9] . The implant free quantum well (IFQW) device structure [10] , [11] offers such attractive technological and performance advantages. The IFQW has a better scalability, lower sensitivity to D it in the tails compared with other MOSFET architectures [11] , and is highly resistant to the band-to-band tunneling, since it is free of heavily doped source/drain (S/D) regions [12] . Combined variability simulations including random discrete dopants, line edge roughness and metal gate granularity have shown that IFQW-CMOS has a better immunity to threshold voltage (V th ) variability than equivalent bulk Si MOSFETs [13] .
In this paper, we report on the device and circuit performance of the IFQW-CMOS that is based on nIFQW III-V and pIFQW Ge device architectures using a multiscale modelling approach by hierarchy of ensemble Monte Carlo (MC) simulation, drift-diffusion (DD) simulation, compact modelling, and TCAD mixed-mode circuit simulation techniques. The IFQW-CMOS architecture is summarized in Section II, while Sections III and IV outline the simulation methodology and device/circuit performance together with macroscopic parameters extraction. Conclusions are drawn in Section V.
II. IFQW III-V AND Ge-BASED CMOS
The cross section of the IFQW-CMOS is shown in Fig. 1(a) . The nIFQW III-V part consists of In 0.52 Al 0.48 As buffer, 5-nm thick In 0.53 Ga 0.47 As channel, 1 or 5-nm Si 3 N 4 lateral spacer width (W S ). The p-type buffer is uniformly doped to 2 × 10 18 cm −3 to reduce leakage current. At 1 nm below the channel, the p-type buffer doping concentration is reduced to 1 × 10 17 cm −3 (background doping) and remains low in the channel. The raised S/D contacts are uniformly n-type doped to 5 × 10 19 cm −3 . The pIFQW Ge structure is similar to the nIFQW III-V with highly p-type doped (5 × 10 19 cm −3 ) Ge S/D contact, a 5-nm Ge channel. The QW of the pIFQW Ge is created by having a low n-type doping concentration in the channel and in the buffer till 1 nm below the channel. At the 1 nm below the channel till the rest of the buffer 0018-9383 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. [see Fig. 1(b) ], n-type doping is a much larger (2×10 18 cm −3 ). A common gate-stack is used for the both n and pIFQWs with a 1.6-nm Al 2 O 3 dielectric layer giving an equivalent oxide thickness of 0.7 nm. As a requirement for the CMOS cointegration, a dual metal work function of 4.6 and 4.2 eV is used for n and pIFQW, respectively [14] , [15] . All devices have raised contact regions angled at 60°. Only a small degradation (<5%) in the drive current has been observed for the 60°S/D contacts in respect to the vertically raised contacts [16] . The dimensions and doping concentrations of both devices are optimized using DD simulations [17] whilst accounting for technological limitations as summarized in Table I .
III. SIMULATION METHODOLOGY
In this paper, we have employed a set of device simulation techniques. State-Philips) is used to match the DD results and to extract the dc and ac macroscopic parameters, such as gate capacitances, short-channel effects (SCEs), access resistances, and so on. The PSP calibration starts by adjusting the device electrostatics to match the SS and DIBL parameters from the DD. A two-stage compact model calibration and a parameter extraction strategy have been employed [18] . 4) Finally, a full mixed-mode TCAD simulation is used to calculate the circuit propagation time delay in an inverter based on the IFQW-CMOS. In this hierarchy of simulation techniques, the 2-D MC device simulations, including quantum corrections and Fermi-Dirac statistics, employed for III-V and Ge IFQW transistors have well-recognized performance predictive power [12] , [19] - [22] . In the past, the III-V MC device simulator has been validated against the measured I -V characteristics of a 120-nm gate length In 0.2 Ga 0.8 As pseudomorphic [20] , lattice-matched metamorphic HEMTs [23] , and a 50-nm gate length In 0.7 Ga 0.3 As/InP HEMT [24] . The details on the III-V MC simulator can be found in [4] , [12] and [20] . The Ge MC device simulator employs a six-band k•p fullband structure, including Fermi-Dirac statistics [25] . Optical and acoustic phonon scatterings of holes are compared against the experimental velocity-field characteristics for relaxed, bulk Ge demonstrating a good agreement [22] . Moreover, these two MC simulation tools have been adapted to deal with the IFQW with a new treatment required for the raised S/D contacts to accurately model carrier injection velocity [12] , [21] .
IV. DEVICE AND CIRCUIT PERFORMANCE
In order to get a good estimation of device and circuit performance of the IFQW-CMOS at the end of the roadmap, we have selected two different W S values in the devices (1 and 5 nm). Ensemble MC simulations are thus ideal to predict drive currents, while the DD technique is employed to simulate the subthreshold currents. The latest helps to better understand the benefit of the good IFQW electrostatic integrity, which can counterbalance the problem of low DoS and dark space (DS) in III-V materials. 
A. I D -V G Characteristics
The I D -V G characteristics obtained from the MC and calibrated DD simulations of nIFQW III-V and pIFQW Ge are shown in Figs. 2 and 3 , respectively. For the nIFQW III-V, there is an increase in the drive current from ∼1000 to ∼3000 μA/μm when W S is reduced from 5 to 1 nm. A quantum confinement modulated potential barrier in the channel below the lateral spacer at the source side increases back-scattering rate for thicker lateral spacers (∼5 nm). As a result, the carrier concentration in this channel reduces which, consequently, limits the drive current [26] . For the pIFQW Ge, the drive current increases from ∼500 to ∼1300 μA/μm when W S is reduced from 5 to 1 nm. The calibrated DD simulations indicate that W S has relatively a small impact on electrostatic integrity (SS and DIBL) for both nIFQW III-V and pIFQW Ge devices. I OFF values of the nIFQW III-V are about two orders of magnitude higher than of the pIFQW Ge. This is the consequence of a larger leakage in III-V materials, which is related to the low DoS. The DIBL and the SS are smaller than those of the 18-nm gate length Si or the 24-nm gate length fully depleted silicon-on-insulator (FDSOI) counterparts [30] - [32] but comparable with those of the 16-28 nm gate length SOI FinFETs by the 14-nm technology [33] . The DD simulations are then used to generate continuous output I D -V D characteristics (not shown) needed for macroscopic parameters extraction for the IFQW-CMOS. The latest are vital information for the overall performance predictions of IFQW-CMOS at short gate lengths. 
B. Gate Capacitances
The gate capacitance (C G ) and its different components (dynamic charge distributions) are central parameters in determining the circuit performance of nanotransistors. In this context, we have used an industry standard compact model (PSP) to extract the ac behavior of the IFQW-CMOS. The PSP has attracted significant attention because of its capability for a good physical description of device characteristics, especially for advanced technology nodes [27] .
In this section, we have first calibrated the PSP models against the DD simulated characteristics (I D -V G and I D -V D ). Then, we have employed the split CV method [28] to distinguish the extrinsic gate capacitance (C GEXT ) from the intrinsic gate capacitance (C GINT ). C GEXT includes both inner and outer fringe capacitances, as shown in Fig. 1(a) . In contrast to the conventional MOSFETs with implanted S/D junctions, C GEXT of the IFQW does not include the overlap capacitance: C G = C GINT + C GEXT . In the first order, the gate-tochannel capacitance is proportional to the metallurgical gate length (L g ), but C GEXT remains virtually constant. Varying L g , which will not change C GEXT contribution, the intrinsic gateto-channel capacitance can be extracted. Different devices were simulated at a single frequency 1 MHz at each dc bias during a sweep of V G performed in the ac simulation analysis. The results for the gate lengths of 100 and 200 nm were used to cross-check accuracy of the results for the 20-nm gate length devices investigated here, although those are not shown here. W S has a relatively small impact on C GEXT . This can be explained by geometrical shape of the S/D, particularly the large horizontal distance between the top of metal-gate and the S/D contact that reduces the effect of the outer fringing capacitance. Fig. 1(c) shows that at the bottom of the S/D contact, a relative difference between the 1-and 5-nm W S devices is 80 % while it is just 24 % at the top. Note that shrinking W S leads to lowering potential barrier in the channel and, consequently, to lowering of the inner fringing capacitance.
The gate capacitance of the pIFQW Ge is larger than that of the nIFQW III-V. This difference can be explained by a low inversion layer capacitance in the In 0.53 Ga 0.47 As channel due to a combination of low DoS and a larger equivalent gate dielectric thickness in inversion (T INV ). Note that the quantum capacitance is proportional to the DoS of channel material [29] . The overall C G of the nIFQW transistor is lower than that of the 18-nm gate length Si counterpart [30] , [31] . However, the C G of pIFQW transistor is comparable to that of the Si devices.
Junction capacitances that originate from the p-n junctions formed by the S/D contacts to the channel depletion region [as shown in Fig. 1(a) ] have also been extracted using the PSP model. Unlike the In 0.53 Ga 0.47 As/In 0.52 Al 0.48 As nIFQW, there is no heterojunction in the pIFQW Ge between the Ge channel and the buffer, which explains a small junction capacitance in comparison with the nIFQW III-V. The junction capacitance reduces when reducing W S . This is related to the electrostatic potential under the lateral spacer. Shrinking W S will result in lowering of potential barrier in the channel (just under the spacer) and leads to a lower junction capacitance near the contact edges.
C. Short-Channel Effects
To estimate the SCE, a relationship between V th and L g , a set of DD simulations was done in order to extract the behavior of V th for different gate lengths, as shown in Fig. 5 . For both nIFQW III-V with W S = 1 nm and W S = 5 nm, V th is less than 100 mV. A sharp decrease of V th for gate lengths ranging from 32 down to 10 nm is observed. This can enhance the line edge roughness induced variability for L g < 50 nm. On the other hand, we have found that the pIFQW Ge suffers from larger SCEs due to a relatively weak quantum confinement in the Ge channel in comparison with the nIFQW III-V.
The confinement of carriers in the QW in a combination with the high p-type doping concentration in the nIFQW III-V (n-type doping for the pIFQW Ge) below the channel provides excellent electrostatic integrity. From the point of view of short channel control, the QW acts similarly to thin-body SOI structures preventing carriers from spilling into buffer or substrate and provides immunity to punch-trough and DIBL which occurs when the drain current starts to be partially controlled by the drain terminal [35] . The QW also helps to relax the SCEs in the nIFQW III-V. In contrast, a weak confinement in the pIFQW Ge is responsible of the SCEs enhancement in respect to the 24-nm gate length FDSOI counterparts [32] or the 16-28 nm gate length SOI FinFETs by the 14-nm technology [33] . In general, the SCEs have a less impact on the SS and DIBL of IFQW devices when compared with equivalent conventional 18-nm gate Si-MOSFETs [30] , [31] exhibiting a SS 93 mV/decade and a DIBL 90 mV/V.
D. Access Resistances
We have employed the transmission line method to calculate the access resistances. The calibrated DD simulations are used to simulate devices with different gate lengths in a linear regime. The total resistance of a device includes the S/D contact resistances (R S + R D ) and the channel resistance (R CH ). The access resistance, R S + R D , can be extracted by extrapolating the total resistance (R S + R D + R CH ) at L g = 0 nm, as shown in Fig. 6 . In the case of nIFQW III-V, increasing W S by a factor of 5 (from 1 to 5 nm) leads to an increase in the access resistance by a factor of 2 only. This demonstrates a weak dependence of the access resistance on W S . The calculated access resistance of the pIFQW Ge for both 1-and 5-nm spacers are larger than those observed for the nIFQW III-V. This can be explained by a low mobility in the Ge channel below the spacer area.
The formation of the S/D regions using overgrowth, when dopants are incorporated and activated during the regrowth process, has technological advantages compared with implanted junctions. The drawbacks of implantation are: 1) the need for activation results in intermixing and interdiffusion of spacers, which may result in a mobility reduction and 2) a relatively low S/D doping concentration that can be activated after implantation in the range of 5 × 10 18 to 1 × 10 19 cm −3 , resulting in a higher access resistance. A summary of the extracted macroscopic parameters of the IFQW-CMOS is shown in Table II . There, the "effective source velocity" is a measure of the average velocity at the source end of the channel [36] , a product of classical injection velocity and ballistic ratio [37] .
E. Circuit Propagation Time Delay
Circuit speed is one of the most critical figures of merit in the very-large-scale integration (VLSI) design. The transient behavior of a CMOS inverter, as a basic circuit element, is simulated using a mixed-mode technique involving device and circuit simulations. The IFQW-CMOS is physically simulated, subject to time-dependent bias conditions, employing the macroscopic parameters, such as capacitances and accessresistances.
The IFQW-CMOS inverter has been constructed, as shown in Fig. 7 (inset) . The drain terminals of the inverter are connected to a load capacitor, an important factor in determining a propagation delay. This load includes a wire load capacitance and input capacitances of following inverters. The edge time for an input V IN (0 V → 1 V or 1 V → 0 V) is 4 ps. A propagation delay, the time difference between the 50% transition points of the input and output signals, estimated from such simulations is ∼5.5 ps. The reduced overall C G of the IFQW-CMOS (Figs. 4 and 8) in conjunction with the expected increase in the drive current (Figs. 2 and 3 ) significantly reduces the propagation delay. The good electrostatic control of the IFQW-CMOS with W S = 1 nm makes its circuit performance to be a much better compared with Si or FDSOI devices [32] and to be close to SOI FinFETs by 14-nm technology [33] , while the structure with W S = 5 nm becomes largely degraded.
Finally, the lower DoS in III-V materials leads to a larger DS compared with Si devices, and thus to a larger T INV [29] . This can impact the performance in a triple way: 1) via a decrease of the C OX = κ OX /T INV capacitance and thus a decrease of electron density in inversion layer; 2) via an SS relaxation; and 3) via a DIBL relaxation [38] . The low DoS in III-V channels significantly affects the gate drivability when the gate-to-channel separation is aggressively reduced. Consequently, a part of the gate voltage overdrive that must support the inversion layer charge is consumed by the corresponding movement of Fermi level relative to a conduction band edge. A well optimized QW channel thickness can neutralize this DoS-induced drawback by widening a distribution of the charge in the channel. The widely distributed charge in the channel will lower V G required to move the channel potential thus quickly achieving a carrier concentration for effective channel transport.
V. CONCLUSION
Hierarchical multiscale simulations of the InGaAs/Ge hybrid CMOS technology using the MC technique, the DD method, compact modeling approach, and TCAD mixedmode circuit modeling have shown that a destructive impact of the low DoS (a large DS) in III-V materials can be partially neutralized by a design of QW channel. In addition, the QW and the buffer doped a 1 nm below the channel reduce SCEs by enhancing carrier confinement. The simulations demonstrate a small effect of W S on the electrostatic integrity (SS and DIBL) and access resistances in the IFQW-CMOS thanks to the device structure and the heavily doped overgrowth S/D. The calculated access resistances are lower than those in Si counterparts. W S has also a relatively small impact on C GEXT due to a geometrical shape of the S/D that reduces the effect of the outer fringing capacitance. Shrinking W S has led to a smaller inner fringing capacitance and a larger drive current. The good electrostatic control of the IFQW-CMOS with W S = 1 nm makes its circuit performance to be a much better compared with Si or FDSOI devices, even if a DIBL degradation is observed [32] , similarly to SOI FinFETs by 14-nm technology [33] . The reduced overall gate capacitance of the InGaAs/Ge hybrid IFQW-CMOS in conjunction with the large drive current has led to a significant reduction in the circuit propagation delay (∼5.5 ps).
In summary, we have demonstrated that an excellent electrostatic control can be designed into a III-V/Ge hybrid CMOS by taking advantage of the channel confinement, thanks to a heterostructure transistor architecture. Such heterostructure design can be tuned for optimal performance delivering a very fast switching and a short propagation delay, thus decisively reducing energy dissipation and further reducing device selfheating. This high mobility dual channel CMOS thus offers a high performance boost for the sub-16-nm technology nodes creating a competitive advantage for nanoelectronics industry players.
